Abstract-In this paper, an all-digital on-chip abnormal temperature warning sensor (ATWS) which can tolerate process and voltage variations after four-point calibration is presented. The proposed ATWS uses the delay ratios among three ring oscillators to build up a relative reference modeling (RRM) temperature sensor. Then the process variations can be eliminated after four-point calibration. In addition, the operational voltage can be estimated by the RRM. Thus, the proposed ATWS can use a linear model to compute the chip temperature even with voltage variations. The proposed ATWS is implemented in a 90nm CMOS process, and the active area is 0.0625mm 2 . It can achieve temperature error smaller than ±3.66°C within the range of 40°C to 70°C, and 0.9V to 1.1V. The power consumption is 530μW at 4k sample/s.
INTRODUCTION
In recent years, the number of central processing units (CPUs) on a single embedded system has kept increasing and multiple chips are integrated and fabricated on a single chip. The power density becomes higher and causes the challenge of dark silicon in the multi-core system. Therefore, there are some localized high temperature areas called "hotspots." Hotspots cause unusual temperature gradients across the chip and reduce the reliability of the chip. Thus, in system-on-a-chip (SoC) design, the dynamic thermal management (DTM) with many temperature warning sensors is very important for improving the reliability of the system. Traditionally, the proportional-to-the-absolute-temperature (PTAT) pulse generators which created by a delay line or a ring oscillator are widely used in all-digital smart temperature sensors [2] - [4] , [7] . Then, the reference clock or the time-todigital converters (TDCs) are applied to quantize the pulse width into digital codes. After chip fabrication with one-point or two-point calibration, these digital codes can be converted to the temperature value in degree Celsius (°C) by a linear equation. However, since the post-silicon calibration of the temperature sensor is at a fixed voltage, and thus, the slope and intercept of the linear equation will be changed with voltage variations. As a result, the output temperature error will be higher than expectation with voltage variations. Fig. 1 shows the simulation results of the PTAT-based temperature sensor [2] , [3] . The PTAT ring oscillator is composed of 20 inverters in series, and the number of the oscillation cycles to generate a PTAT pulse is set to 2 14 -1. In this simulation, an ideal TDC circuit is used to quantize the pulse width into digital codes. Then the two-point calibrations with a 1.0V power supply at different process corners are performed. As shown in Fig. 1 , the error of the temperature sensor can be smaller than ±1.7°C with a 1.0V power supply at all process corners. However, when the PTAT-based temperature sensor suffers from voltage variations, the error of the temperature sensor can be as large as -268.4°C to +175.3°C at all process corners. Therefore, the PTAT-based temperature sensor [2] - [4] , [7] has a good resolution and high accuracy at a fixed supply voltage, but it cannot tolerate voltage variations. If the calibrations of the temperature sensor are performed at different voltages, and then, the error of the temperature sensor can be greatly reduced. However, it needs to know the current operational voltage to choose a suitable linear equation for converting the digital codes into degree Celsius (°C). The dual-DLL-based temperature sensor [5] , [8] and the dual-ringoscillator-based temperature sensor [6] can reduce the effects of process variations by relative comparison between two delay-lines or two ring oscillators. The two delay lines or two ring oscillators will both increase or decrease their output delay or output frequency at the same time with process variations, and thus, the temperature error can be reduced. However, as reported in [5] , [8] , they still cannot tolerate voltage variations. Thus, on-chip voltage regulators are usually needed for these temperature sensors, and the power and area consumption are increased accordingly.
In this paper, an all-digital on-chip abnormal temperature warning sensor (ATWS) which can tolerate process and voltage variations after four-point calibration is presented. The proposed ATWS uses the delay ratios between the three ring oscillators to build up a relative reference modeling (RRM). Then the proposed voltage classifier can estimate the current operational voltage and provide an accuracy linear model for the temperature calculator. As a result, the error of the temperature sensor with voltage variations can be greatly reduced.
The rest of the paper is organized as follows: Section II describes the system architecture of the proposed ATWS. The experimental results are discussed in Section III. Finally, Section IV concludes with a summary. 2 shows the block diagram of the proposed delay ratio estimator (DRE) [1] . In DRE, three logic cells, RDC, CDC1, and CDC2 are used to create three ring oscillators (RRO, CRO1, CRO2). The output of the ring oscillator is connected to the counter to record the oscillation cycles. The output value of these counters can be used to compute the delay ratios [9] R1(P, V,T) and R2(P,V,T) as defined in Eq. 1.
II. PROPOSED ATWS
(1) where CRO1 CNT , CRO2 CNT , and RRO CNT are the output of the CRO1 counter, CRO2 counter, and RRO counter, respectively. The RRO counter will count from 0 to N TIME , and then, three ring oscillators are stopped to compute the delay ratios. The value of N TIME is set to 16,383 to avoid using divider circuits. .05V, and V 5 =1.10V), and temperature value varies from T 1 to T 7 , (T 1 =40°C, T 2 =45°C, T 3 =50°C, T 4 =55°C, T 5 =60°C, T 6 =65°C, and T 7 =75°C). We choose logic cells (CDC1, RDC) to make the R1(P,V,T) curves at different voltage values to be non-overlapped in all process corners which means that we need to find two logic cells with similar temperature coefficients. After chip fabrication, we need to measure the DRE output values of R1(V,T) and R2(V,T) at four calibration points. The average value of R1(V,T) at (V 2 , T 1 ) and (V 2 , T 6 ) is recorded as R1 det (V 2 ). Similarly, the average value of R1(V,T) at (V 4 , T 2 ) and (V 4 , T 7 ) is recorded as R1 det (V 4 ). Subsequently, a linear interpolation and extrapolation are applied to compute R1 det (V n ), where n=1 to 5. In addition, at different voltages, the Temp_out will be linearly proportional to R2(V,T). Thus, the slope a(V 2 ) and the intercept b(V 2 ) of the linear equation at V 2 =0.95V can be computed using the values of R2(V,T) at two calibration points: (V 2 , T 1 ) and (V 2 , T 6 ). Similarly, the values of a(V 4 ) and b(V 4 ) can be computed by the values of R2(V,T) at two calibration points: (V 4 , T 2 ) and (V 4 , T 7 ). Subsequently, a linear interpolation and extrapolation are applied to compute a(V n ) and b(V n ), where n=1 to 5. Then, R1 det (V n ), a(V n ) and b(V n ) which determined in the off-chip process are input to the proposed ATWS. The proposed ATWS is implemented in a standard performance (SP) 90nm 1P9M CMOS process. The layout of the ATWS is shown in Fig. 6 . The operating voltage of the proposed ATWS ranges from 0.90V to 1.10V, and the operating temperature ranges from 40°C to 70°C. The active area is 250μm × 250μm, and the chip area including I/O pads is 815μm × 815μm.
After four-point calibration, Fig. 7 shows the simulation results of the proposed ATWS with process and voltage variations. The y-axis represents the temperature sensor output (°C) and the corresponding digital code (Temp_out). In Fig. 7 , the line labeled "IDEAL" means the ideal temperature sensor output. The simulation results show that in different process corners and different voltages, the proposed ATWS is very close to the ideal line. In addition, the proposed ATWS outputs a warning signal to the dynamic thermal management (DTM) circuit when the temperature value is within 40°C to 70°C. Then, the DTM circuit can stop some circuits or slow down the clock frequency of some circuits to avoid overheating the localized area of the chip. Table I lists the comparisons of recent smart temperature sensors. In this table, the proposed ATWS is the only one temperature sensor which can tolerate voltage variations, but the proposed ATWS requires four-point calibration. The temperature sensor [7] with curvature compensation can achieve a very small temperature error 0.25°C ~ +0.35°C at 3.3V. However, when there has 10% voltage variations, the output error quickly increases to -10°C ~ +8°C. Similarly, the dual-DLL-based temperature sensor [5] achieves a temperature error -4°C ~ +4°C at 1.2V. However, when there has 10% voltage variations, the output error quickly increases to -90°C ~ +90°C. In addition, the chip area and power consumption are too large in the dual-DLL-based temperature sensor [5] . The accuracy of current smart temperature sensors is sensitive to the voltage variations. Although these architectures [2] - [7] require one-point or two-point calibration, these architectures are not suitable for use as an on-chip temperature sensor for dynamic thermal management with localized voltage variations.
IV. CONCLUSION In this paper, an all-digital on-chip abnormal temperature warning sensor (ATWS) which can tolerate process and voltage variations after four-point calibration is presented. Although four-point calibration is required in the proposed ATWS, it can overcome process and voltage variations and achieve a relatively small temperature as compared to current smart temperature sensors. In addition, the proposed ATWS is implemented with standard cells which makes it has best portability and is suitable for use as an on-chip temperature sensor for dynamic thermal management. 
